

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|----------------------------|-----------------|----------------------|---------------------|------------------|--|
| 09/915,437 | 07/26/2001 | Sang Hoo Dhong | AUS9-2001-0301US1 | 7370 | |
| 35236 | 7590 07/13/2005 | EXAMINER | | | |
| THE CULBERTSON GROUP, P.C. | | | TAT, BINH C | | |
| SUITE 420 | REER BEVB. | | ART UNIT | PAPER NUMBER | |
| AUSTIN, TX | K 78746 | 2825 | | | |

DATE MAILED: 07/13/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

| <u>:1</u> } | <u> </u> | | | A | | | | |
|---|--|--|---|--|-------------|--|--|--|
| Office Action Summary | | Applicat | ion No. | Applicant(s) | | | | |
| | | 09/915,4 | 137 | DHONG ET AL. | | | | |
| | | Examine | r | Art Unit | | | | |
| | | Binh C. T | | 2825 | | | | |
| Period fo | The MAILING DATE of this commun or Reply | ication appears on th | e cover sheet with the d | correspondence addre | }ss | | | |
| THE - Exte after - If the - If NO - Failt Any | MAILING DATE OF THIS COMMUNI PRIOD FOR THIS COMMUNI PRIORS OF THIS COMMUNI PRIORS OF THIS COMMUNI PRIORS OF THE PR | CATION. of 37 CFR 1.136(a). In no endication. 0) days, a reply within the statutory period will apply and will, by statute, cause the ap | vent, however, may a reply be tir autory minimum of thirty (30) day will expire SIX (6) MONTHS from plication to become ABANDONE | nely filed s will be considered timely. the mailing date of this comn D (35 U.S.C. § 133). | nunication. | | | |
| Status | · | | | | | | | |
| 1)⊠ | Responsive to communication(s) file | ed on <i>06 May 2005</i> . | • | | | | | |
| 2a)□ | | 2b)⊠ This action is | non-final. | | | | | |
| 3) | _ | | | | | | | |
| ,— | closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. | | | | | | | |
| Disposit | ion of Claims | | | | | | | |
| 5)□ 6)⊠ 7)□ | Claim(s) 1-18 is/are pending in the at 4a) Of the above claim(s) is/are Claim(s) is/are allowed. Claim(s) 1-18 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restrict | re withdrawn from co | | | · | | | |
| Applicat | ion Papers | · | | | | | | |
| 10)⊠ | The specification is objected to by the The drawing(s) filed on <u>26 July 2001</u> Applicant may not request that any object Replacement drawing sheet(s) including The oath or declaration is objected to | is/are: a)⊠ accepto ction to the drawing(s) the correction is requi | be held in abeyance. See red if the drawing(s) is ob | e 37 CFR 1.85(a). jected to. See 37 CFR | ` ' | | | |
| Priority (| under 35 U.S.C. § 119 | | | | | | | |
| а) | Acknowledgment is made of a claim All b) Some * c) None of: 1. Certified copies of the priority 2. Certified copies of the priority 3. Copies of the certified copies of application from the Internation | documents have be documents have be of the prionty docum nal Bureau (PCT Ru | en received. en received in Applicati ents have been receive lle 17.2(a)). | on No ed in this National St | age | | | |
| Attachmen | ut(s) | | | | | | | |
| | ce of References Cited (PTO-892) | | 4) Interview Summary | | | | | |
| 3) 🔲 Infor | ce of Draftsperson's Patent Drawing Review (P mation Disclosure Statement(s) (PTO-1449 or er No(s)/Mail Date | • | Paper No(s)/Mail Do 5) Notice of Informat F 6) Other: | | 52) | | | |

Application/Control Number: 09/915,437

Art Unit: 2825

DETAILED ACTION

1. This office action is in response to application 09/915437 filed on 07/26/01.

Claims 1-18 remain pending in the application.

Response to Arguments

Applicant's arguments with respect to claims 1-18 have been considered but are persuasive in view of the new ground's of rejection.

Claim Objections

Claim 1-18 is objected to because "what is mean for sizing the devices in the final circuit".

Correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1-18 are rejected under 35 U.S.C. 102(e) as being anticipated by Reddy et al., U. S. Patent No. 6460166).
- 4. As to claims 1, 8, 13, and 14 Reddy et al. teach a method of designing a logic circuit to provide a predetermined logical operation, the method including the steps of: (a) defining a logic synthesis block comprising a dynamic logic circuit (see fig 4, fig 6 and col 4 lines 24 to col 5 lines 43); (b) performing logic synthesis for the predetermined logical operation to produce an

Application/Control Number: 09/915,437

Art Unit: 2825

intermediate circuit, the logic synthesis being performed utilizing a synthesis library constrained to the logic synthesis block (see fig 4-6 and fig 11 and fig 12 fig 13 col 6 lines 23 to col 7 lines 55); (c) eliminating unused devices in the intermediate circuit to produce a final circuit (see fig 11-13 col 6 lines 23 to col 7 lines 8); and (d) sizing the devices in the final circuit (see fig 9, 11, 12 col 5 lines 54 to col 6 lines 42).

- 5. As to claim 2, 9, and 15 Reddy et al. teach wherein the step of defining the logic synthesis block includes selecting the largest practical dynamic AND/OR circuit for the integrated circuit fabrication technology in which the circuit is to be implemented (see fig 4-10 col 5 lines 35 to col 6 lines 15).
- 6. As to claim 3, 10, and 16 Reddy et al. teach wherein the logic synthesis block comprises a four high and four wide dynamic AND/OR circuit (see fig 4-6 and fig 11 and fig 12 fig 13 col 6 lines 23 to col 7 lines 55).
- 7. As to claim 4, 11, and 17 Reddy et al. teach wherein the step of performing logic synthesis includes leaving the size of the devices in the logic synthesis block substantially unconstrained (see fig 9, 11, 12 col 5 lines 54 to col 6 lines 42).
- 8. As to claim 5, Reddy et al. teach wherein the step of eliminating unused devices from the intermediate circuit includes detecting devices having a state that remains constant as the intermediate circuit operates to provide the predetermined logical operation (see fig 11-13 col 6 lines 23 to col 7 lines 8).
- 9. As to claim 6, Reddy et al. teach wherein the step of sizing the devices in the final circuit includes analyzing the final circuit to determine the characteristics of each device in the final

Page 4

Application/Control Number: 09/915,437

Art Unit: 2825

circuit necessary in order to consistently provide the predetermined logical operation and meet drive requirements (see fig 9, 11, 12 col 5 lines 54 to col 6 lines 42).

10. As to claim 7, 12, and 18 Reddy et al. teach wherein the logic synthesis block uses a single activation/reset clock signal (see fig 4-10, 11, 12 col 5 lines 54 to col 7 lines 55).

Page 5

Application/Control Number: 09/915,437

Art Unit: 2825

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Binh C. Tat whose telephone number is (703) 305-4855. The examiner can normally be reached on 7:30 - 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mathew Smith can be reached on (703) 308-1323. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Binh Tat Art unit 2825 July 7, 2005

Mundo
THUAN DO
Primary examiner
67/811/2005.